DIGITAL INPUT/OUTPUT CARD
MODEL IOD-144

USER MANUAL
NOTICES

The information in this document is provided for reference only. ACCES does not assume any liability arising out of the application or use of the information or products described herein. This document may contain or reference information and products protected by copyrights or patents and does not convey any license under the patent rights of ACCES, nor the rights of others.

IBM PC, PC/XT, and PC/AT are registered trademarks of the International Business Machines Corporation.

Printed in the USA. Copyright 1998 by ACCES I/O PRODUCTS INC, 10623 Roselle Street, San Diego, CA 92121. All rights reserved.
TABLE OF CONTENTS

INSTALLATION ........................................ 1-1
CD INSTALLATION ..................................... 1-1
3.5-INCH DISKETTE INSTALLATION ................. 1-1
DIRECTORIES CREATED ON THE HARD DISK .. 1-2
INSTALLING THE CARD ............................... 1-4

FUNCTIONAL DESCRIPTION ............................ 2-1
BLOCK DIAGRAM ...................................... 2-2

OPTION SELECTION ................................... 3-1
OPTION SELECTION MAP ............................... 3-2

ADDRESS SELECTION ................................ 4-1
ADDRESS ASSIGNMENTS FOR PC XT ............. 4-1

SOFTWARE ............................................. 5-1
SETUP.EXE ............................................ 5-1
WINDOWS UTILITY DRIVERS .......................... 5-2

PROGRAMMING ....................................... 6-1
PORT ADDRESS SELECTION TABLE ............... 6-1
PROGRAMMING EXAMPLE ............................. 6-4
SAMPLE PROGRAMS .................................... 6-5
SHARING INTERRUPTS ON THE ISA BUS ....... 6-13

CONNECTOR PIN ASSIGNMENTS ..................... 7-1

SPECIFICATIONS .................................... 8-1

WARRANTY ............................................. 9-1

PPI DATA SHEETS ..................................... A-2
INSTALLING THE CARD

Before installing the card carefully read the ADDRESS SELECTION and OPTION SELECTION Sections of this manual and configure the card according to your requirements. Use the special software program called SETUP.EXE provided on diskette with the card. It supplies visual aids to configure all areas of the board.

Be especially careful with address selection. If the addresses of two installed functions overlap, you will experience unpredictable computer behavior. If unsure what locations are available, you can use the FINDBASE program provided on our diskette to locate blocks of available addresses.

To install the card:

1. Remove power from the computer.
2. Remove the computer cover.
3. Remove blank I/O backplate.
4. Install jumpers for selected options. See OPTION SELECTION section of this manual.
5. Select the base address on the card. See ADDRESS SELECTION section of this manual.
6. Loosen the nuts on the strain relief bar and swing top end free.
7. Install the card in an I/O expansion slot. If convenient, select a slot which is adjacent to a vacant slot because this will make cable installation easier.
8. Thread the I/O cables, one by one through the cutout in the mounting bracket and plug them into the headers.
9. Smooth the cables as close as practicable to the card and while holding them close to the card surface, swing the strain relief bar into position and tighten nuts.
10. Inspect for proper fit of the card and cables and tighten screws. Make sure that the card mounting bracket is properly screwed into place and that there is a positive chassis ground.
11. Replace the computer cover.

Input/Output connections are via six 50-pin headers on the card. A blank mounting bracket is provided with units that are marked for CE (European) Certification and, for these units, CE-certifiable cable and break-out methodology (cables connected to ground at the aperture, shielded twisted pair wiring, etc.) must be used.
FUNCTIONAL DESCRIPTION

FEATURES

144 Channels of Digital Input/Output.
All 144 I/O Lines Buffered on the Board.
Four and Eight Bit Groups Independently Selectable for I/O.
Hysteresis Correction and Pull-Down Resistors on I/O Lines.
Interrupt and Interrupt-Disable Capability.
Tri-stateable I/O ports under software control.
+5V Supply Available to User.
Compatible with Industry Standard I/O Racks like Opto-22, Potter & Brumfield, etc.

APPLICATIONS

Automatic Test Systems.
Robotics
relay Monitoring and Control.
Parallel Data Transfer to PC.
Sensing switch closures or TTL, DTL, CMOS Logic.
Driving Indicator Lights or Recorders.

The IOD-144 board was designed for industrial applications and should be installed in a long slot of an IBM PC/XT/AT or compatible computer. Each I/O line is buffered and capable of sourcing 15mA, or sinking 24mA (64mA on request). The board contains five Programmable Peripheral Interface chips type 8255-5 (PPI) to provide computer interface to 144 digital I/O lines. Each PPI provides three 8-bit ports A, B, and C. Each 8-bit port can be configured to function as either inputs or output latches. Port C can also be configured as four inputs and four output latches. The I/O line buffers (74LS245) are configured automatically by hardware logic for input or output use according to the PPI 8255-5 Control Register direction software assignment.

The I/O buffers may be tristated under program control. If the BEN/TST jumper on the card is installed in the BEN position, the I/O buffers are permanently enabled allowing transparent backwards compatibility. However, if the jumper is placed in the TST position, enable/disable of the buffers is possible under software control.

Two I/O lines of each port can be used for interfacing User Interrupts to the computer. Interrupts are buffered and are enabled by jumper installation or by a combination of jumper installation and a digital input line. You can use Interrupts #2 through #7, #10
through #12, #14 and #15. Interrupts of all ports (one per port) are OR'ed together. I/O wiring connections are via 50-pin headers on the board. Six flat I/O cables connect IOD-144 to termination panels such as ACCES model STA-50. Also, this provides compatibility with OPTO-22, Gordos, Potter & Brumfield, etc. module mounting racks. Every second conductor of the flat cables is grounded to minimize the effect of crosstalk between signals. If needed for external circuits +5VDC power is available on each I/O connector pin 49. If you use this power, we recommend that you include a 1A fast blow fuse in your circuits in order to avoid possible damage to the host computer.

The board occupies 24 consecutive bytes within the I/O address space. The base address is selectable via ADDRESS SETUP DIP switches (A5-A9) anywhere within the hex 000-3FF range.

Utility software provided on diskette with the IOD-144 card is an illustrated setup program. Interactive displays show locations and proper settings of DIP switches and jumpers to set up board address, interrupt levels, and interrupt enable. Additionally, two sample programs and a utility driver for use with VisualBASIC for Windows are provided. See the Software section of this manual for a detailed description of the latter.
OPTION SELECTION

Refer to the illustrated setup programs on the diskette provided with the card when reading this section of the manual. Also, refer to the OPTION SELECTION MAP on the following page.

Base address selection is covered both by the diskette and in the next section of this manual.

Interrupts are accepted on the I/O connector, pin 9 (port C3). The interrupt signal is positive true. Interrupts are unconditionally enabled if the IEN jumper is installed, or enabled by program if the INP jumper is installed and I/O connector pin 1 (port C) is low. Interrupts are disabled if (a) neither the IEN or INP jumper is installed, or (b) if the INP jumper is installed but I/O connector pin 1 (port C7) is held high. User interrupts are directed to interrupts #2 through #7, #10 through #12, #14 and #15 by jumpers installed at locations labeled IRQ2 through IRQ15.

The foregoing are the only manual setups necessary to use the IOD-144. Input/Output selection is done, via software, by writing to the PPI 8255-5 Control Registers as described in the PROGRAMMING section of this manual.

IOD-144 provides a means to enable/disable the tristate I/O buffers under program control. If the BEN/TST jumper on the card is installed in the BEN position, the I/O buffers are permanently enabled. However, if the jumper is placed in the TST position, enable/disable of the buffers is possible under software control via the Control Register as described in the Software Programming section of this manual.
OPTION SELECTION MAP
ADDRESS SELECTION

The IOD-144 Input/Output Card occupies 24 bytes of I/O space. The card base address can be selected anywhere within an I/O address range 000-3FF hex. If all 144 bits are to be used in an AT-class computer, the base address can be set anywhere within the address range hex 100-390 (except 1F0 through 1F8). If to be used in an XT-class computer, the starting address can be as above except the lowest starting address is 200 hex.

However two installed options can not share the same address. If in doubt where to assign the base address of the IOD-144, refer to the tables below and consult the FINDBASE program on the utility diskette.

STANDARD ADDRESS ASSIGNMENTS FOR PC XT COMPUTERS

<table>
<thead>
<tr>
<th>Hex Range</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>000-00F</td>
<td>DMA Chip 8237A-5</td>
</tr>
<tr>
<td>020-021</td>
<td>Interrupt 8259A</td>
</tr>
<tr>
<td>040-043</td>
<td>Timer 8253-5</td>
</tr>
<tr>
<td>060-063</td>
<td>PPI 8255A-5</td>
</tr>
<tr>
<td>080-083</td>
<td>DMA Page Register</td>
</tr>
<tr>
<td>0AX</td>
<td>NMI Mask Register</td>
</tr>
<tr>
<td>0CX</td>
<td>Reserved</td>
</tr>
<tr>
<td>OEX</td>
<td>Reserved</td>
</tr>
<tr>
<td>100-1FF</td>
<td>Not Usable</td>
</tr>
<tr>
<td>200-20F</td>
<td>Game Control</td>
</tr>
<tr>
<td>210-217</td>
<td>Expansion Unit</td>
</tr>
<tr>
<td>220-24F</td>
<td>Reserved</td>
</tr>
<tr>
<td>278-27F</td>
<td>Reserved</td>
</tr>
<tr>
<td>2F0-2F7</td>
<td>Reserved</td>
</tr>
<tr>
<td>2F8-2FF</td>
<td>Asynchronous Comm’n (Secondary)</td>
</tr>
<tr>
<td>300-31F</td>
<td>Prototype Card</td>
</tr>
<tr>
<td>320-32F</td>
<td>Fixed Disk</td>
</tr>
<tr>
<td>378-37F</td>
<td>Printer</td>
</tr>
<tr>
<td>380-38C**</td>
<td>SDLC Communications</td>
</tr>
<tr>
<td>380-389**</td>
<td>Binary Synchronous Comm. (Secondary)</td>
</tr>
<tr>
<td>3A0-3A9</td>
<td>Binary Synchronous Comm. (Primary)</td>
</tr>
<tr>
<td>3B0-3BF</td>
<td>IBM Monochrome Display/Printer</td>
</tr>
<tr>
<td>3C0-3CF</td>
<td>Reserved</td>
</tr>
<tr>
<td>3D0-3DF</td>
<td>Color/Graphics</td>
</tr>
<tr>
<td>3E0-3E7</td>
<td>Reserved</td>
</tr>
<tr>
<td>3F0-3F7</td>
<td>Diskette</td>
</tr>
<tr>
<td>3F8-3FF</td>
<td>Asynchronous Comm’n (Primary)</td>
</tr>
</tbody>
</table>

** These options can not be used together - addresses overlap
To set desired board address, refer to the illustrated Board Address setup program on the Utility diskette provided with the card. Type the desired address in hexadecimal code and the graphic display shows you how to set the ADDRESS SETUP switches. These switches are marked A4-A9 and form a binary representation of the address in negative-true logic. Assign '0' to all ADDRESS SETUP switches turned ON, and assign '1' to all ADDRESS SETUP switches turned OFF.

The following example illustrates switch selection corresponding to hex 2D0 (or binary 101101 xxxx) The "xxxx" represents address lines A3, A2, A1, and A0 used on the card to select individual registers at the PPIs. See Section 6, PROGRAMMING.

<table>
<thead>
<tr>
<th>Hex Representation</th>
<th>2</th>
<th>1</th>
<th>8</th>
<th>4</th>
<th>2</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conversion Multipliers</td>
<td>2</td>
<td>1</td>
<td></td>
<td></td>
<td>8</td>
<td>4</td>
</tr>
<tr>
<td>Binary Representation</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Setup</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>ON</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>Switch ID</td>
<td>A9</td>
<td>A8</td>
<td>A7</td>
<td>A6</td>
<td>A5</td>
<td>A4</td>
</tr>
</tbody>
</table>

**CAUTION**

Review the address selection reference table carefully before selecting the card address. If the addresses of two installed functions overlap you will experience unpredictable computer behavior.
SOFTWARE

ACCES supplies several programs to support the IOD-144 Digital I/O card and, also, to help you develop your applications software. These programs are on a diskette that comes with your card and consist of a Setup program and three sample programs. The sample programs are in forms suitable for use with BASIC, QuickBASIC, C, and Pascal. The programs as follows:

- **SETUP.EXE**  IOD-144 Board Setup Program
- **SAMPLE1**  A program that writes a sequence of values to Port A and reads and displays the values in Ports A & B.
- **SAMPLE2**  A "C" program that displays the bits in Ports A & B and, when an interrupt occurs, polls those same bits.
- **FINDBASE**  Program locates active and available port addresses.
- **VBACCES**  A VisualBASIC utility driver that includes PEEK and POKE statements for reading and writing RAM as well as I-NPORT and OUTPORT for reading and writing I/O. The driver is in the form of a DLL and allows you to access hardware as if the language was designed for it when you use VisualBASIC for Windows.

**SETUP.EXE**

This program is supplied with the IOD-144 card as a tool for you to use in configuring jumpers and switches on the card. It is menu-driven and provides pictures of the card on the computer monitor. You make simple keystrokes to select the functions. In turn, the pictures then change to show how the jumpers or switches should be placed to effect your choices.

The setup program is a stand-alone program that can be run at any time. It does not require the IOD-144 to be plugged into the computer for any part of the setup. The program is self-explanatory with operation instructions and on-line help.

To run this program, at the DOS prompt, enter SETUP.EXE followed by the [ENTER] key.
ACCES provides drivers for use with 16- and 32-bit Windows languages. ACCES32, a 32-bit driver, provides hardware register access when writing software for Windows 95/98/NT. The same hardware level access is provided for 16-bit applications using VBACCES, a 16-bit driver for VisualBASIC 3.0. Both drivers are in the form of a .DLL and sample code is included that demonstrates their use. Together, these files allow you to access the port and main memory space in a fashion similar to BASIC, QuickBASIC, Pascal, C/C++, Assembly, and most other standard languages using the four functions listed below.

To use VBACCES, you must create a .MAK file (File | New Project) similar to the sample provided (or else, modify your existing project file) and include the .GBL file (File | Add File). To use ACCES32, refer to the sample code for the language-specific commands for adding the DLL to the project.

**InPortb**

Function: Reads a byte from a hardware port. Due to limitations of VisualBASIC, the number is returned in an integer.

Declaration: \texttt{function InPortb(byval address as integer) as integer}

**InPort**

Function: Reads an integer from a hardware port. This function returns the 16-bit value obtained from reading the low byte from \texttt{address} and the high byte from \texttt{address+1}.

Declaration: \texttt{function InPort(byval address as integer) as integer}

**OutPortb**

Function: Writes the lower eight bits of \texttt{value} to the hardware port at \texttt{address}. This function returns the value output.

Declaration: \texttt{function OutPortb(byval address as integer, byval value as integer) as integer}

**OutPort**

Function: Writes all 16 bits of \texttt{value} to the hardware port at \texttt{address}. This function returns the value output.
Declaration: function OutPort(byval address as integer, byval value as integer) as integer

Note that in all of the above functions, an inherent limitation of BASIC in general and VisualBASIC in particular makes the values sent less intuitive. All integers in BASIC are signed numbers, wherein data are stored in two's complement form. All bit patterns must be converted to-and-from this two's complement form if meaningful display is required. Otherwise, values returned from the InPortb function will be -128 to 127, rather than 0 to 255. An alternative is to perform all assignments in hexadecimal, rather than decimal form.

Before the program will execute, the .GBL file must be modified to include the path to the VBACCES.DLL as appropriate for your system. Merely replace the statement "-VBACCES.DLL" with "drive:path\VBACCES.DLL".

As an alternative to changing the source code, you can copy the VBACCES.DLL file into your Windows directory. This will allow multiple programs to find the same .DLL without having to know where it is located. Just leave off all references to a path in the .GBL file as shown in the sample.
PROGRAMMING

The IOD-144 is an I/O mapped device that is easily configured from any language and any language can easily perform digital I/O through the card's ports. This is especially true if the form of the data is byte or word wide. All references to the I/O ports would be in absolute port addressing. However, a table could be used to convert the byte or word data ports to a logical reference.

DEVELOPING YOUR OWN SOFTWARE

If you wish to gain a better understanding of the programs listed in the previous section, then the information in the following paragraphs will be of interest to you. Follow the 8255-5 Specification in APPENDIX A to program the PPIs on the IOD-144 Digital Input/Output Card.

A total of 24 address locations are used by the IOD-144 for addressing the PPIs; four for each PPI. The PPIs are addressed using address bits A3 through A0 (See Address Selection, section 4 of this manual) as follows:

PORT ADDRESS SELECTION TABLE

<table>
<thead>
<tr>
<th>Address</th>
<th>Port Assignment</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base Address</td>
<td>PA Port 0</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Base Address +1</td>
<td>PB Port 0</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Base Address +2</td>
<td>PC Port 0</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Base Address +3</td>
<td>Control Port 0</td>
<td>Write Only</td>
</tr>
<tr>
<td>Base Address +4</td>
<td>PA Port 1</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Base Address +5</td>
<td>PB Port 1</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Base Address +6</td>
<td>PC Port 1</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Base Address +7</td>
<td>Control Port 1</td>
<td>Write Only</td>
</tr>
<tr>
<td>Base Address +8</td>
<td>PA Port 2</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Base Address +9</td>
<td>PB Port 2</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Base Address +A</td>
<td>PC Port 2</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Base Address +B</td>
<td>Control Port 2</td>
<td>Write Only</td>
</tr>
<tr>
<td>Base Address +C</td>
<td>PA Port 3</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Base Address +D</td>
<td>PB Port 3</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Base Address +E</td>
<td>PC Port 3</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Base Address +F</td>
<td>Control Port 3</td>
<td>Write Only</td>
</tr>
<tr>
<td>Base Address +10</td>
<td>PA Port 4</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Base Address +11</td>
<td>PB Port 4</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Base Address +12</td>
<td>PC Port 4</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Base Address +13</td>
<td>Control Port 4</td>
<td>Write Only</td>
</tr>
<tr>
<td>Base Address +14</td>
<td>PA Port 5</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Base Address +15</td>
<td>PB Port 5</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Base Address +16</td>
<td>PC Port 5</td>
<td>Read/Write</td>
</tr>
<tr>
<td>Base Address +17</td>
<td>Control Port 5</td>
<td>Write Only</td>
</tr>
</tbody>
</table>
The IOD-144 uses six 8255-5 PPIs to provide a total of 144 bits input/output capability. The card is designed to use each of these PPIs in mode 0 wherein:

a. There are two 8-bit ports (A and B) and two 4-bit ports (C Hi and C Lo).
b. Any port can be configured as an input or an output.
c. Outputs are latched.
d. Inputs are not latched.

Each PPI contains a control register. This Write-only, 8-bit register is used to set the mode and direction of the ports. At Power-Up or Reset, all I/O lines are set as inputs. Each PPI should be configured during initialization by writing to the control registers even if the ports are going to be used as inputs. Output buffers are automatically set by hardware logic according to the control register. Control registers are located at base addresses +3, +7, +B, +F, and +17. Bit assignments in each of these control registers are as follows:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Assignment</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0</td>
<td>Port C Lo (C0-C3)</td>
<td>1 = Input, 0 = Output</td>
</tr>
<tr>
<td>D1</td>
<td>Port B</td>
<td>1 = Input, 0 = Output</td>
</tr>
<tr>
<td>D2</td>
<td>Mode Selection</td>
<td>1 = Mode 1, 0 = Mode 0</td>
</tr>
<tr>
<td>D3</td>
<td>Port C Hi (C4-C7)</td>
<td>1 = Input, 0 = Output</td>
</tr>
<tr>
<td>D4</td>
<td>Port A</td>
<td>1 = Input, 0 = Output</td>
</tr>
<tr>
<td>D5,D6</td>
<td>Mode Selection</td>
<td>01 = Mode 1, 00 = Mode 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1X = Mode 2</td>
</tr>
<tr>
<td>D7</td>
<td>Mode Set Flag</td>
<td>1 = Active</td>
</tr>
</tbody>
</table>

NOTE:
Contact ACCES for directions if you wish to operate this card in mode 1. This card cannot be operated in mode 2.

IOD-144 provides a means to enable/disable the tristate I/O buffers under program control. If the BEN/TST jumper on the card is installed in the BEN position, the I/O buffers are permanently enabled. However, if the jumper is placed in the TST position, enable/disable of the buffers is possible under software control via the Control Register as follows:

a. The card is initialized in the receive mode by the computer Reset command.
b. When bit D7 of the Control Register is set high, the direction of the three ports of the associated PPI chip as well as the mode can be set. For example, a write to Base Address+3 with data bit D7 high programs port direction of Port 1 ports A, B, and C. If, for example, hex 80 is sent to Base Address+3, the Port 0 PPI will be configured in mode 0 with ports A, B, and C as outputs.

But, at the same time, data bit D7 is also latched in a buffer controller for the associated PPI chip. A high state disables the buffers and, thus, all associated buffers will be put in the tristate mode; i.e., disabled.

c. When you wish to enable the output buffers, send a normal PPI mode command with bit D7 low. For example, if a control byte of hex 80 had been sent as previously described, and it is now desired to open the three ports, you can send a control byte of hex 00 to Base Address+3 to enable the port 0 buffers.

NOTE
All data bits except D7 must be the same for the two control bytes

c. Those buffers will now remain enabled until another control byte with data bit D7 high is sent to Base Address+3.

Those buffers will now remain enabled until another control byte with data bit D7 high is sent to Base Address+3.
PROGRAMMING EXAMPLE

The following programming example is provided as a guide to assist you in developing your working software. In this example, the card base address is 2D0 hex and I/O lines of Port 0 are to be setup as follows:

- port A = Input
- port B = Output
- port C hi = Input
- port C lo = Output

Configure bits of the Control Register as:

<table>
<thead>
<tr>
<th>D7</th>
<th>D6</th>
<th>D5</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

- Port C Lo = output
- Port B = output
- Port C Hi = input
- Port A = input

This corresponds to 98 hex. If the card base address is 2D0 hex, use the BASIC OUT command to write to the control register as follows:

10  BASEADDR=&H2D0
20  OUT BASEADDR+3,&H98

To read the inputs at Port A and the upper nybble of Port C, use the BASIC INPUT command:

30  X=INP(BASEADDR)  'Read Port A
40  Y=INP(BASEADDR+2)/16  'Read Port C Hi
To set outputs high ("1") at Port B and the lower nybble of Port C:

50  OUT BASEADDR+1,&HFF                      'Turn on all Port B bits
60  OUT BASEADDR+2,&HF                        'Turn on all bits of Port C

SAMPLE PROGRAMS

The following sample programs are in TURBO-C and TURBO-PASCAL languages. They cover a security system that allows you to monitor the status of 16 switches and to automatically trigger four alarms that can be used to turn on lights, activate a siren, or send a signal to a silent alarm. The alarm system in this demonstration has four arming stations which toggle the alarm on or off. These programs are also provided on the diskette that ACCES supplied with your IOD card.

TURBO-PASCAL PROGRAM

CONST BASEADDR = $300; {declare base address for IOD card}
CONST ON    = 1; {declare some useful constants}
CONST OFF   = 0; {     "           "        "            "        }

TYPE sensor_array = array[0..15] of integer; {creates a type of variable used for}
{ sensor data}
VAR sensors_at_arm : sensor_array; {bit-by-bit status of sensors when alarm is
{activated. Used to notify user of open windows, etc}
VAR sensors_now : sensor_now; {bit-by-bit status of sensors at current time. When}
{compared against sensors_at_arm, indicates}
{ break-in if there is a change.}
VAR arming_stations : integer; {variables representing all four arming stations}
VAR old_arming_stations: integer; {If value changes toggle alarm on/off}
VAR hour, min., sec., hun. : word; {variables used to retrieve time}
VAR key : char;{useful temporary variable}
VAR i : integer; {useful temporary variable, used in loops}
VAR j : integer; {     "             "              "            "    "       "  }

procedure initialize_board; {this procedure sets MODE 0 as active and sets}
{and sets Port A, B, and C LO as input and Port }{C HI as output}
begin
  port[BASEADDR+3] :=$93; {port[X] is Pascal’s method of accessing the port}
{memory. This code sets the port memory at}
{address 303 hex, and the control register, to 93}
{hex because the bit pattern to set the desired}
{mode and port designations is 10010011 which}
{equals 93 hex}
procedure read_sensors(VAR ary:sensor_ary);

VAR tempA : byte; {this procedure fetches data from Ports A }  
VAR tempB : byte; {and B and returns a binary representation}  
{of each sensor}

begin
  tempA := port[BASEADDR]; {this procedure loads tempA and tempB} {with corresponding inputs from the Card}  
  tempB := port[BASEADDR+1];

  for i := 0 to 7 do begin
    if ((tempA shr i) AND ON) > 0 then {this tests to see if bit #i is ON and sets the}  
      ary[i] := ON {corresponding array element to ON if it is}  
    else {else, the array element is set to OFF}  
      ary[i] := OFF
  end;

  for i := 0 to 7 do begin
    if ((tempB shr i) AND ON) > 0 then {in order to get Port B into array, elements}  
      ary[i+8] := ON  
    else {8 thru 15, we add 8 to the bit numbers in }  
      ary[i+8] := OFF; {in the assignment}
  end;
end;{procedure read_sensors}

function get_status:integer;

VAR temp:integer;

begin {this sets status to the lower nybble of Port}  
  temp:=port[BASEADDR+2]; {the half defined by Initialize to be input for}  
  get_status:=temp AND $0F; {four arming switches}
end; {function get_arming_status}

procedure ALARM

VAR temp:longint;

begin
  sound(2000); {this starts the computer’s speaker which }  
    {acts as siren for the alarm}  
  temp:=0
  port[BASEADDR+2] := $F; {this sets Port C’s lower nybble bits to ON}  
  repeat
    arming_stations:=get_status {this activates four alarm outputs and then}  
      if arming_stations <> old_arming_stations then {toggles Port C Hi’s LSB which}  
        temp:=2000000000; {disarmed}{might be used with an external siren}  
      port[BASEADDR+2] := port[BASEADDR+2] XOR $10;  
      temp:=temp+1;  
    until temp>=2000000000;
nosound;
end; {procedure ALARM}

begin
    initialize_board;
    clrscr;
    gotoxy(5,5);
    writeln("This is the IOD card demonstration program. This ");
    writeln("program will simulate an alarm system program for ");
    writeln("sixteen sensors and four arming stations, along with ");
    writeln("four separate alarm outputs which could be routed to");
    writeln("a siren, lights, silent alarm, etc");
    writeln;
    writeln("THIS PROGRAM IS INTENDED FOR DEMONSTRATION PURPOSES,");
    writeln("ONLY AND IS NOT MEANT TO BE USED AS AN ACTUAL ALARM ");
    writeln("SYSTEM.");
    writeln;
    writeln("Press any key to begin program.");
    key:=readkey;
    old_arming_stations:=get_status; {this loads the status of the arming switches}
    repeat {at the time the program is first activated. A}
        clrscr; {change in status would indicate arming}
        {would indicate arming}
        read_sensors(sensors_now); {this reads the current status of the sensors}
        for i=0 to 15 do begin {which is then displayed to indicate open } 
            if sensors_now[i]=OFF then {windows, etc}
                writeln("Sensor ",i, ", is open");
        end;
        writeln;
        writeln("Press ESC to re-scan, RETURN to begin alarm scanning.");
        key:=readkey;
    until key=#13; {the repeat/until loop gives the user an}
        {opportunity to shut open windows or doors}
        {and then re-scan the sensors}
    clrscr;

    WHILE TRUE do begin {this WHILE is used to form an infinite loop}
        writeln("Waiting to be armed, or press any key to halt program.");
        repeat {this repeat/until-loop continues until arming}
            arming_stations:=get_status; {station status changes, indicating arming}
            if key pressed then halt(1); {arming, or until a key is pressed terminating}
            (the program)
until arming stations <> old arming stations;
sound(900);  {short tone indicating alarm has been
armed}
delay(300);   { " " " " " " " " }  
nosound;   { " " " " " " " " }  
writeln('Alarm system will activate in 15 seconds');
read_sensors(sensors_at_arm);
old_arming_stations : get_status;
gettime(hour,min,sec,hun);  {this code reads the system clock}
i:=sec+15;  {for the current time which is}
if i > 60 then i :=i-60;  {used to delay for 15 seconds}
repeat
  gettime(hour,min,sec,hun);
until sec = i;  {end of delay loop}
writeln;
writeln('ALARM SYSTEM ACTIVE AND ARMED');
sound(900);  {short tone indicating that alarm}
delay(300);  {is fully activated}
no sound;
j:=0  {the following code compares current}
    {status of sensors against status when}
    {armed to determine if break-in has occurred}
    {break-in has occurred.. Any change indicates break-in}
repeat
  read_sensors(sensors_now);
  for i:= 1 to 16 do begin
    if sensors_now[i-1] <> sensors_at_arm[i-1]then
      j:=1;
    end;{for}
arming_stations: get_status;
if arming_stations <> old_arming_stations then
  j:= -i;  {flag used to signal that alarm is}
    {de-activated}
until j <> 0;
if j = -1 then begin
  gettime(hour,min,sec,hun);
  writeln('Alarm deactivated at ', hour,:,min,:sec);
  sound(900);  {the following code chirps the speaker to}
    {indicate disarming}
  delay(100);
  no sound;
  delay(50);
  sound(900);
delay(100);
nosound;
end {end of disarming routine}
else {if alarm}begin
writeln('Sensor #', j,' has been activated!!');
gettime(hour,min,sec,hun);
writeln('The time of alarm is ',hour,'.',min,'.',sec);
ALARM;
end; {else}
end; {WHILE this "end" sends the program back}
{to wait to be re-armed}
end.

TURBO-C PROGRAM

#define BASEADDR 0x300 /*declare base address for IOD card*/
#define ON       1 /*create useful constant*/
#define OFF      0 /*   "     "       "    */
#include "stdio.h"
#include "conio.h"
#include "time.h"
#include "dos.h"

int sensors_at_arm[15];
int sensors_now[15]; /*bit-by-bit status of sensors at current time. When*/
/*compared against status of sensors at arm, indicates */
/*break-in if there is a change.*/
int arming_stations; /*variables representing all four arming stations. If the*/
int_old_arming_stations; /*value changes, toggle alarm ON/OFF*/
char key; /*useful temporary variable*/
int i; /*useful temporary variable used in loops*/
int j; /*useful temporary variable*/

initialize(){
    outportb(BASEADDR+3,0x93);              /*outportb(addr,byte) is C's method of */
    /*accessing port memory. This procedure sets*/
    /*cPort A, B, and C LO as inputs and Port C Hi as*/
    /*outputs. Address hex 303 is the control register */
    /*The bit pattern needed to set the desired mode */
    /*and port designation is 10010011, 93 hex */
} /*procedure initialize*/
read_sensors(int *ary) {
    unsigned char tempA;
    unsigned char tempB;
    tempA = inportb(BASEADDR);
    tempB = inportb(BASEADDR+1);
    for(i=0;i<8;i++) {
        if((tempA>>i) & ON) {/*this determines if bit #i is on and sets the
            corresponding*/
            *ary++=ON; /*array element to ON if it is. If not, sets the array */
        } else {/*to OFF*/
            *ary++=OFF;
        }
    }
    for(i=0;i<8;i++) {
        if((tempB>>i) & ON) {
            *ary++=ON; }
        else
            *ary++=OFF;
    }
} /*procedure read_sensors*/

get_status() {
    int temp;
    temp=inportb(BASEADDR+2); /*this sets status to the lower half of Port C, the*/
    /*of Port C, half defined in Initialize to be input, */
    /*for four arming switches*/
    return temp & 0x0F;
} /*function get_arming_status*/

ALARM() {
    long int temp=0;
    sound(2000); /*this starts the computer's speaker*/
    outportb(BASEADDR+2,0xF0); /*this sets Port C upper nybble bitsto ON*/
    /*(1111 binary = F Hex).*/
    do{
        arming_stations=get_status(); /*this activates 4 alarm outputs and then toggles*/
        if(arming_stations !=old_arming_stations) /*Port C Hi LSB which might be used*/
            temp=2000000000; /*dis-armed*/
            /*with an external speaker*/
            outportb(BASEADDR+2,inportb(BASEADDR+2)^0x10);
        } while(temp++ !=2000000000);
    nosound();
} /*procedure ALARM*/
main()
{

time_t start;
initialize();
clscr();
going(5,5);
printf("This IOD-card demonstration program simulates an alarm\n");
printf("system program for 16 sensors, four arming stations and\n");
printf("four separate alarm outputs which could be routed to a\n");
printf("siren, lights, silent alarm, etc.\n");
printf("\n");
printf("THIS PROGRAM IS FOR DEMONSTRATION PURPOSES ONLY, AND IS\n");
printf("NOT MEANT TO BE USED AS AN ACTUAL ALARM SYSTEM.\n");
printf("\n");
printf("Press any key to begin program.\n");
key=getch();
    old_arming_stations=get_status();
    do{
        clrscr();
        read_sensors(sensors_now);
        for(i=0;i<=15;i++)
            if (!sensors_now[i]) printf("Sensor #%d %s\n",i,"is open");
    }

    printf("\n");
    printf("Press ESC to re-scan, RETURN to begin alarm scanning.\n");
    key=getch();
}while(key!=13);
clrscr();
for(;;){
    /*this creates an infinite loop*/
    printf("Waiting to be armed. Press any key to halt program.\n");
    do{
        arming_stations=get_status();
        if(kbhit()) abort(0);
    }while(arming_stations== old_arming_stations);
sound(1000);
delay(300);
nosound();
printf("Alarm system will activate in 15 seconds");
read_sensors(sensors_at_arm);
old_arming_stations=get_status();
start=time(NULL);
do{
}while(difftime(time(NULL),start) !=15);
printf("n");
printf("ALARM SYSTEM ACTIVE AND ARMEDn
n");
sound(900);
delay(300);
nosound();
j=0;
do{
   read_sensors(sensors_now);
   for(i=1;i<=16;i++){
      if(sensors_now[i-1] !=sensors_at_arm[i-1])
         j=i;
   } /*for*/
   arming_stations = get_status();
   if (arming_stations != old_arming_stations)
      j=-1 /*flag used to signal alarm is de-activated*/
   while(!j);
   if(j == -1){
      start=time(NULL);
      printf("Alarm deactivated at %s,(asctime(gmtime(&start))));
      sound(900); delay(300);
      nosound(); delay(50);
      sound(900); delay(100);
      nosound();
   }
   else {
      printf("Sensor #%d has been activated!!n\n\n",j));
      start=time(NULL);
      printf("The time of alarm is %s", asctime(gmtime( &start)));
      old_arming_stations=get_status();
      ALARM();
   } /*else*/
} /* for(;;) this "end" used to send program back to await re-arm*/
}
SHARING INTERRUPTS ON THE ISA BUS

As noted on pages 2-1 and 3-1, IOD-144 can accept external interrupts via bit C3 at each 24-bit group. On occasion, however, a system application will require more interrupt levels than are available on the ISA bus. While not recommended, IRQ sharing is possible. Each card that is going to share an IRQ must strictly adhere to a special standard for accessing the IRQ line as follows:

a. The interrupt must be held in a high impedance state until asserting an interrupt.

b. The interrupt must be asserted in the form of a low signal lasting at least 500 nanoseconds followed by a rising edge and then immediately returning to a high impedance condition.

c. The card must contain a status register or flag of some kind to indicate that it generated the interrupt. There is an exception to this rule. This is the case where only one card of those sharing the interrupt level does not provide a status bit to indicate that it asserted the interrupt but is otherwise capable of sharing the IRQ. In this case, it may share the interrupt level with other cards if (a) it is the only card on that IRQ level that does not have a status bit, and (b) it is installed onto the IRQ vector first. (This makes it the last card to be called in the vector chain.) This scheme will work because it can be assumed that, if every other card in the vector chain did not cause the interrupt, then the last card must be the one that did.

Note that, if two cards assert the IRQ line within 500 nanoseconds of each other, the second card in the ISR chain will not be serviced. It's possible to alleviate this problem by writing a single ISR that can detect the bit flag on every card and, therefore, detect the fact that two (or more) cards report generating an interrupt even though only one interrupt was processed by the CPU.
CONNECTOR PIN ASSIGNMENTS

Six 50-pin headers are provided on the IOD-144 card; one for each group of 24 I/O lines. The mating connector is an AMP type 1-746285-0 or equivalent. Connector pin assignments are listed below. Notice that every second line is grounded to minimize crosstalk between signals.

<table>
<thead>
<tr>
<th>Assignment</th>
<th>Pin</th>
<th>Assignment</th>
<th>Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>Port C Hi PC7*</td>
<td>1</td>
<td>Ground</td>
<td>2</td>
</tr>
<tr>
<td>Port C Hi PC6</td>
<td>3</td>
<td>&quot;</td>
<td>4</td>
</tr>
<tr>
<td>Port C Hi PC5</td>
<td>5</td>
<td>&quot;</td>
<td>6</td>
</tr>
<tr>
<td>Port C Hi PC4</td>
<td>7</td>
<td>&quot;</td>
<td>8</td>
</tr>
<tr>
<td>Port C Lo PC3**</td>
<td>9</td>
<td>Ground</td>
<td>10</td>
</tr>
<tr>
<td>Port C Lo PC2</td>
<td>11</td>
<td>&quot;</td>
<td>12</td>
</tr>
<tr>
<td>Port C Lo PC1</td>
<td>13</td>
<td>&quot;</td>
<td>14</td>
</tr>
<tr>
<td>Port C Lo PC0</td>
<td>15</td>
<td>&quot;</td>
<td>16</td>
</tr>
<tr>
<td>Port B PB7</td>
<td>17</td>
<td>Ground</td>
<td>18</td>
</tr>
<tr>
<td>Port B PB6</td>
<td>19</td>
<td>&quot;</td>
<td>20</td>
</tr>
<tr>
<td>Port B PB5</td>
<td>21</td>
<td>&quot;</td>
<td>22</td>
</tr>
<tr>
<td>Port B PB4</td>
<td>23</td>
<td>&quot;</td>
<td>24</td>
</tr>
<tr>
<td>Port B PB3</td>
<td>25</td>
<td>&quot;</td>
<td>26</td>
</tr>
<tr>
<td>Port B PB2</td>
<td>27</td>
<td>&quot;</td>
<td>28</td>
</tr>
<tr>
<td>Port B PB1</td>
<td>29</td>
<td>&quot;</td>
<td>30</td>
</tr>
<tr>
<td>Port B PB0</td>
<td>31</td>
<td>&quot;</td>
<td>32</td>
</tr>
<tr>
<td>Port A PA7</td>
<td>33</td>
<td>Ground</td>
<td>34</td>
</tr>
<tr>
<td>Port A PA6</td>
<td>35</td>
<td>&quot;</td>
<td>36</td>
</tr>
<tr>
<td>Port A PA5</td>
<td>37</td>
<td>&quot;</td>
<td>38</td>
</tr>
<tr>
<td>Port A PA4</td>
<td>39</td>
<td>&quot;</td>
<td>40</td>
</tr>
<tr>
<td>Port A PA3</td>
<td>41</td>
<td>&quot;</td>
<td>42</td>
</tr>
<tr>
<td>Port A PA2</td>
<td>43</td>
<td>&quot;</td>
<td>44</td>
</tr>
<tr>
<td>Port A PA1</td>
<td>45</td>
<td>&quot;</td>
<td>46</td>
</tr>
<tr>
<td>Port A PA0</td>
<td>47</td>
<td>&quot;</td>
<td>48</td>
</tr>
<tr>
<td>+5 VDC</td>
<td>49</td>
<td>Ground</td>
<td>50</td>
</tr>
</tbody>
</table>

NOTES
* This line is an I/O port and also an Interrupt Enable.
** This line is an I/O port and also a User Interrupt.
SPECIFICATIONS

Features

144 Channels of Digital Input/Output.
All 144 I/O Lines Buffered on the Board.
Four and Eight Bit Groups Independently Selectable for I/O.
Hysteresis Correction and 1KΩ Pull-Down Resistors on I/O Lines.
Interrupt and Interrupt-Disable Capability.
Tristate-able outputs
+5V Supply Available to User.
Compatible with Industry Standard I/O Racks like Opto-22, Potter & Brumfield, etc.

Digital Inputs

Logic High: 2.0 to 5.0 VDC.
Logic Low: -0.5 to +0.8 VDC.
Input Load (Hi): 20 μA.
Input Load (Lo): -200 μA.

Digital Outputs

Logic High: 2.5 VDC min., source 15 mA.
Logic Low: 0.5 VDC max., sink 24 mA. (64 mA optional)

Power Output: +5 VDC from computer bus (ext. 1A fast blow fuse recommended).

Power Requirements: +5 VDC at 200 mA typical.

Size: 13.1" long.

Environmental

Operating Temperature Range: 0 degr. to 60 degr.C.
Storage Temperature Range: -50 degr. to +120 degr.C.
Humidity: 0 to 90% RH, non-condensing.
WARRANTY

Prior to shipment, ACCES equipment is thoroughly inspected and tested to applicable specifications. However, should equipment failure occur, ACCES assures its customers that prompt service and support will be available. All equipment originally manufactured by ACCES which is found to be defective will be repaired or replaced subject to the following considerations.

TERMS AND CONDITIONS

If a unit is suspected of failure, contact ACCES' Customer Service department. Be prepared to give the unit model number, serial number, and a description of the failure symptom(s). We may suggest some simple tests to confirm the failure. We will assign a Return Material Authorization (RMA) number which must appear on the outer label of the return package. All units/components should be properly packed for handling and returned with freight prepaid to the ACCES designated Service Center, and will be returned to the customer's/user's site freight prepaid and invoiced.

COVERAGE

First Three Years: Returned unit/part will be repaired and/or replaced at ACCES option with no charge for labor or parts not excluded by warranty. Warranty commences with equipment shipment.

Following Years: Throughout your equipment's lifetime, ACCES stands ready to provide on-site or in-plant service at reasonable rates similar to those of other manufacturers in the industry.

EQUIPMENT NOT MANUFACTURED BY ACCES

Equipment provided but not manufactured by ACCES is warranted and will be repaired according to the terms and conditions of the respective equipment manufacturer's warranty.

GENERAL

Under this Warranty, liability of ACCES is limited to replacing, repairing or issuing credit (at ACCES discretion) for any products which are proved to be defective during the warranty period. In no case is ACCES liable for consequential or special damage arriving from use or misuse of our product. The customer is responsible for all charges caused by modifications or additions to ACCES equipment not approved in writing by ACCES or, if in ACCES opinion the equipment has been subjected to abnormal use. "Abnormal use" for purposes of this warranty is defined as any use to which the equipment is exposed other than that use specified or intended as evidenced by purchase or sales representation. Other than the above, no other warranty, expressed or implied, shall apply to any and all such equipment furnished or sold by ACCES.
APPENDIX A

PPI DATA SHEETS

The data sheets in this Appendix are provided to help your understanding of the 8255-5 PPI which is manufactured by several companies. These data sheets are reprinted with permission of Mitsubishi Electric Corporation. (Copyright 1987).

The information, diagrams, and all other data included are believed to be correct and reliable. However, no responsibility is assumed by ACCES or Mitsubishi Electric Corp for their use, nor for any infringement of patents or other rights belonging to third parties which may result from their use. The values shown on these sheets are subject to change for product improvement.